Legal Representation
Attorney
Siho (Scott) Yoo
USPTO Deadlines
Next Deadline
1847 days remaining
Section 8 (6-Year) Declaration Due (Based on registration date 2024-12-03)
Due Date
December 03, 2030
Grace Period Ends
June 03, 2031
Additional deadlines exist. Contact your attorney for complete deadline information.
Application History
28 events| Date | Code | Type | Description | Documents |
|---|---|---|---|---|
| Dec 3, 2024 | NRCC | E | NOTICE OF REGISTRATION CONFIRMATION EMAILED | Loading... |
| Dec 3, 2024 | R.PR | A | REGISTERED-PRINCIPAL REGISTER | Loading... |
| Oct 1, 2024 | NPUB | E | OFFICIAL GAZETTE PUBLICATION CONFIRMATION E-MAILED | Loading... |
| Oct 1, 2024 | PUBO | A | PUBLISHED FOR OPPOSITION | Loading... |
| Sep 11, 2024 | NONP | E | NOTIFICATION OF NOTICE OF PUBLICATION E-MAILED | Loading... |
| Aug 29, 2024 | ZZZX | Z | PREVIOUS ALLOWANCE COUNT WITHDRAWN | Loading... |
| Aug 29, 2024 | XAEC | I | EXAMINER'S AMENDMENT ENTERED | Loading... |
| Aug 29, 2024 | GNEN | O | NOTIFICATION OF EXAMINERS AMENDMENT E-MAILED | Loading... |
| Aug 29, 2024 | GNEA | F | EXAMINERS AMENDMENT E-MAILED | Loading... |
| Aug 29, 2024 | CNSA | O | APPROVED FOR PUB - PRINCIPAL REGISTER | Loading... |
| Aug 29, 2024 | CNEA | R | EXAMINERS AMENDMENT -WRITTEN | Loading... |
| Dec 12, 2023 | PBCR | Z | WITHDRAWN FROM PUB - OG REVIEW QUERY | Loading... |
| Nov 28, 2023 | XAEC | I | EXAMINER'S AMENDMENT ENTERED | Loading... |
| Nov 28, 2023 | GNEN | O | NOTIFICATION OF EXAMINERS AMENDMENT E-MAILED | Loading... |
| Nov 28, 2023 | GNEA | O | EXAMINERS AMENDMENT E-MAILED | Loading... |
| Nov 28, 2023 | CNSA | O | APPROVED FOR PUB - PRINCIPAL REGISTER | Loading... |
| Nov 28, 2023 | CNEA | R | EXAMINERS AMENDMENT -WRITTEN | Loading... |
| Nov 7, 2023 | PARI | I | TEAS VOLUNTARY AMENDMENT RECEIVED | Loading... |
| Nov 7, 2023 | AMPX | O | PRELIMINARY/VOLUNTARY AMENDMENT - ENTERED | Loading... |
| Sep 20, 2023 | TEME | I | TEAS/EMAIL CORRESPONDENCE ENTERED | Loading... |
| Sep 19, 2023 | CRFA | I | CORRESPONDENCE RECEIVED IN LAW OFFICE | Loading... |
| Sep 19, 2023 | TROA | I | TEAS RESPONSE TO OFFICE ACTION RECEIVED | Loading... |
| Jun 21, 2023 | GNRN | O | NOTIFICATION OF NON-FINAL ACTION E-MAILED | Loading... |
| Jun 21, 2023 | GNRT | F | NON-FINAL ACTION E-MAILED | Loading... |
| Jun 21, 2023 | CNRT | R | NON-FINAL ACTION WRITTEN | Loading... |
| Dec 20, 2022 | DOCK | D | ASSIGNED TO EXAMINER | Loading... |
| Mar 15, 2022 | NWOS | I | NEW APPLICATION OFFICE SUPPLIED DATA ENTERED | Loading... |
| Mar 14, 2022 | NWAP | I | NEW APPLICATION ENTERED | Loading... |
Detailed Classifications
Class 009
Semiconductors; electronic components for computers; microelectronic components for computers; integrated circuits; printed electronic circuits for integrated circuit apparatus; memory circuits for system-on-chip devices; microprocessors; central processing units; CPU cores; semiconductor testing apparatus; System on a chip (SoC); computer memory hardware; dynamic random access memory (DRAM) controllers; electronic chips for the manufacture of integrated circuits and microcontrollers; graphics processing units, namely, three-dimensional graphic accelerator, high performance computing accelerator, artificial intelligence accelerator; GPU cores; topographies, namely, layout designs in the nature of downloadable and recorded templates of integrated circuits and microprocessors, integrated circuit modules; printed circuit boards; computers; downloadable software for operating integrated circuits, microprocessors, electronic chips and microcontrollers; downloadable software for customization of integrated circuits, microprocessors, electronic chips and microcontrollers; downloadable and recorded software for design, development and manufacture of integrated circuits, microprocessors, electronic chips and microcontrollers; electronic recorded and downloadable computer software and hardware for development, design and manufacture of integrated circuits, microprocessors, electronic chips and microcontrollers; Interconnected IP technology in the nature of computer chip hardware with embedded operational computer software, namely, protocol adapters, switching elements, data path converters, data traffic managers for on-chip and inter-chip communication; recorded and downloadable software tools for system designers for configuration of the IP technology; system on a chip (SOC) hardware for use with CPUs and GPUs featuring SOC architecture that connects die-to-die, chip-to-chip, and socket-to-socket, used across different microprocessors to enable increased computing performance; network-on-a-chip, namely, technology that provides interfaces across microprocessor CPU and GPU cores, memory, hubs and data fabric to enable microprocessor communications and increase computing performance and efficiency; graphics processor subsystem, namely, microprocessor subsystems comprised of microprocessors, graphics processing units (GPUs), GPU cores, and embedded software for operating the foregoing; electronic downloadable publications, namely, instruction, user and development manuals, technical manuals, educational materials, training materials, datasheets and brochures all in the area of computer software and hardware, development and evaluation tools for integrated circuits, microprocessors, microprocessor cores, instruction set architectures, semiconductor intellectual property, network-on-a-chip, system-on-a-chip; computer hardware featuring architecture to enable increased computing performance; interfaces for computers; electronic recorded and downloadable computer software used for use in the design, development, modelling, simulation, compiling, de-bugging, verification, construction and interfacing of integrated circuits, microprocessors, microprocessor cores, semiconductor intellectual property cores, architecture extensions to semiconductor intellectual property cores, macro cells, microcontrollers, bus interfaces and printed circuit boards; electronic recorded and downloadable computer software for use in the design, development, modelling, simulation, compiling, de-bugging, verification, construction and interfacing of application software and operating system software to run on integrated circuit based devices; Downloadable electronic data files featuring microprocessor designs; design libraries, namely, downloadable electronic data files featuring semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; electronic recorded and downloadable computer software used in and for use in the design, development, modelling, simulation, compiling, debugging, verification, construction and interfacing of heterogenous computing systems and semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; Downloadable electronic data files featuring semiconductor intellectual property core design files defining the design of heterogenous computing systems and semiconductor intellectual property cores with multiple processors designed to transition software workloads to the appropriate processors based on performance needs; none of the aforesaid being related to irrigation or watering
First Use Anywhere:
Dec 6, 2017
First Use in Commerce:
Aug 14, 2018
Class 016
Printed materials, namely, instruction, user and development manuals, technical manuals, educational materials, training materials, datasheets and brochures all in the area of computer software and hardware, development and evaluation tools for integrated circuits, microprocessors, microprocessor cores, instruction set architectures, semiconductor intellectual property, network-on-a-chip, system-on-a-chip; none of the aforesaid being related to irrigation or watering
First Use Anywhere:
Dec 16, 2017
First Use in Commerce:
Aug 14, 2018
Classification
International Classes
009
016