DESIGNF/X

Serial Number 78443582
602

Registration Progress

Application Filed
Jun 30, 2004
Under Examination
Approved for Publication
Published for Opposition
Registered

Re-Apply for This Trademark

This trademark is no longer active. You may be able to file a new application for the same or similar mark.
Mark: DESIGNF/X
Previous Owner: Product Acceleration Inc.
Classes: 009

Trademark Image

DESIGNF/X

Basic Information

Serial Number
78443582
Filing Date
June 30, 2004
Abandonment Date
July 13, 2006
Drawing Code
4000

Status Summary

Current Status
Inactive
Status Code
602
Status Date
Sep 21, 2006
Classes
009

Rights Holder

Product Acceleration Inc.

03
Address
Mezzanine Floor
3031 Tisch Way
San Jose, CA 95128

Ownership History

Product Acceleration Inc.

Original Applicant
03
San Jose, CA

Legal Representation

Attorney
James L. Johnson

USPTO Deadlines

No Upcoming Deadlines

No upcoming deadlines found for this trademark.

Application History

16 events
Date Code Type Description Documents
Sep 21, 2006 MAB2 O ABANDONMENT NOTICE MAILED - FAILURE TO RESPOND Loading...
Sep 21, 2006 ABN2 O ABANDONMENT - FAILURE TO RESPOND OR LATE RESPONSE Loading...
Jan 12, 2006 CNFR O FINAL REFUSAL MAILED Loading...
Jan 11, 2006 CNFR R FINAL REFUSAL WRITTEN Loading...
Dec 21, 2005 ACEC I AMENDMENT FROM APPLICANT ENTERED Loading...
Nov 16, 2005 CRFA I CORRESPONDENCE RECEIVED IN LAW OFFICE Loading...
Dec 21, 2005 ALIE A ASSIGNED TO LIE Loading...
Dec 12, 2005 PETG O PETITION TO REVIVE-GRANTED Loading...
Nov 16, 2005 PETR I PETITION TO REVIVE-RECEIVED Loading...
Nov 16, 2005 MAIL I PAPER RECEIVED Loading...
Sep 23, 2005 MAB2 O ABANDONMENT NOTICE MAILED - FAILURE TO RESPOND Loading...
Sep 23, 2005 ABN2 O ABANDONMENT - FAILURE TO RESPOND OR LATE RESPONSE Loading...
Feb 24, 2005 CNRT F NON-FINAL ACTION MAILED Loading...
Feb 18, 2005 CNRT R NON-FINAL ACTION WRITTEN Loading...
Feb 4, 2005 DOCK D ASSIGNED TO EXAMINER Loading...
Jul 7, 2004 NWAP I NEW APPLICATION ENTERED Loading...

Detailed Classifications

Class 009
Computer software for providing analysis, assignment, and generation of schematic symbols for communication paths for a Field Programmable Gate Array or FPGA
First Use Anywhere: 0
First Use in Commerce: 0

Additional Information

Pseudo Mark
DESIGN F/X

Classification

International Classes
009